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Background - Introduction 
2004: 
- Evaluation of LSI Logic 0.18 pn standard process 
- Evaluation of 0.18 pn modifled process with a buried layer 
wo s g ~  up to a LET of75 MeVcm2/mg 
Up to 70 million logic gates on a chip I 
I High density embedded SRAM . .* r 
Test Vehicles 
SRAMs 
- 4 Mbit (512K*8) made with standard embedded cells 
RAM249, high speed design 
RAM187, high density design 
UO voltaae = 2.W 
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4v Test Vehicles 
Logic chip 
- Made of 384 64-bit ALUs with registered inputs, outputs, 
and function control signals 
Scan D type flip-flop with set and clear 
ut3 voltage - 3.w 
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Test conditions 
Used NASA-GSFC low cost digital tester (LCDT) 
SRAM: static and dynamic (10MHz clock cycle) 
Logic chip: test in scan mode (6 shift register chains of 200 flip- 
flop each) at 2 to Mhz clock speed. 
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#Test results - SRAM standard process 
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lest results 
$RAM, RAM249, SEU, all processes 
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Test results 
Logic chip, SEU 
Conclusion 
with I .2V core voltage may dll 
I hpw a very low LET threshold 
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